PAT-NO:

JP403139759A

DOCUMENT-IDENTIFIER:

JP 03139759 A

TITLE:

SPACE ALLOCATION SYSTEM OF PROCESSOR

PUBN-DATE:

June 13, 1991

INVENTOR-INFORMATION:

NAME

KAWAMURA, KAORU SHINDO, TATSUYA SHIBUYA, TOSHIYUKI MITO, HIDEKI OOKI, YOSHIE

ASSIGNEE-INFORMATION:

NAME

COUNTRY

FUJITSU LTD

N/A

APPL-NO:

JP01279054

APPL-DATE:

October 26, 1989

INT-CL (IPC): G06F015/16, G06F015/16

ABSTRACT:

PURPOSE: To improve the operation rates of real processor of a parallel

computer system by mapping a data plane to be processed in repetitive structure

for virtual processor constitution wherein the real processor are divided into

plural parts, and making a communication through the communication path between

the real processors and performing processing.

CONSTITUTION: In the virtual processor constitution 1 wherein the

processors which are arranged in two dimensions, the data plane to be processed

is mapped in the repetitive structure to perform processor allocation 2. The

1

communication is made by using the communication path 3 between the real

processors by sequential propagation on the plane from the processor at a start

point of data after the processor allocation 2 to perform the processing.

Consequently, the operation rate of each real processor is improved to increase

the effect of the parallel processing, thereby shortening the processing time.

COPYRIGHT: (C) 1991, JPO&Japio